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P I  ABSTRACT 
A method for analyzing the radiation sensitivity of an 
integrated circuit to determine the components, particu- 
larly tansistors, of greatest radiation sensitivity, includ- 
ing the application of a narrow radiation beam to por- 
tions of the circuit, as by applying the beam of a scan- 
ning electron microscope, so the radiation is applied to 
only one transistor at a time. The circuit is operated 
under normal bias conditions during the application of 
radiation in a dosage that is likely to cause malfunction 
of at least some transistors, while the circuit is moni- 
tored for failure of the irradiated transistor. If the irradi- 
ated transistor does not fail, then the other transistors 
are irradiated one at a time. When a radiation sensitive 
transistor is found, then the radiation beam is further 
narrowed and, using a fresh integrated circuit, a very 
narrow beam is applied to different parts of the transis- 
tor such as its junctions to locate the points of greatest 
sensitivity. Knowledge about the particular transistors 
and the particular portions thereof which are most radi- 
ation sensitive, facilitates the redesign of the circuit or 
fabrication method therefore, to reduce the radiation 
sensitivity of the circuit. 
7 Claims, 6 Drawing Figures 
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be best understood from the following descriptior, when 
METHOD FOR ANALYZING RADIATION read in conjunction with the accompanying drawings. 
SENSIEVrn OF r n G I W A r n D  aIWCUITS 
BRIEF DESCRIPTION OF THE DRAWINGS 
ORIGIN OF INVENTION FIG. 1 is a partial view of an integrated circuit, show- 
~h~ invention described herein was made in the per- ing the manner in which an initial stage of testing is 
formance of work under a NASA contract and is sub- Performed thereon. 
ject to the provisions of Section 305 of the National FIG. 2 is a Partial Plan view of a ‘‘standard NPN’’ 
Aeronautics md  Space Act of 1958, public Law 85-568 transistor component of the circuit of FIG. 1, showing 
(7% Stat. 435; 42 USC 2457). 10 the portions of the transistor which are irradiated in a 
second step of the invention. 
BACKGROUND OF THE INVENTION FIG. 3 is a partially diagrammatic, partially block 
The sensitivity of integrated circuits to high radiation diagram view of a scanning electron microscope test 
!eveis, is an important factor in many applications. For apparatus of the present invention, which can be uti- 
example, integrated circuits utilized on space vehicles, l5 lized to perform the method of the invention. 
may be subjected to high radiation levels when passing FEG. 4 is a partial plan view of a “super beta NPN” 
through belts of ionizing radiation. Similar problems type transistor, showing the localized areas thereof 
ahise in many military missions. A technique utilized in which are irradiated in a step of the invention. 
measuring the radiation sensitivity of integrated cir- FIG. 9 is a partial plan view of the “lateral Npw’ 
cuits, has hvolved the application of successively larger 2o transistor, showing the localized s e a s  thereof which 
amounts of radiation to the circuit and repeatedly mea- are irradiated in a step of the invention. 
suring the performance of the circuit, until sufficient FIG. 6 is a partial plan view! of a “vertical NPN” 
degradatior, or failure occurred. The mode Of failure transistor, showing the localized areas thereof which 
was then analyzed to indicate the region of the circuit are irradiated in a step of the invention. 
which failed, so that modifications could be made in the 25 
failed portion of the circuit or in the method of fabricat- DESCRIPTION OF THE PREFERRED 
ing it, to produce greater radiation insensitivity. The EMBODIMENTS 
determination of the particular portion of the circuit FIG. shows an integrated circuit which includes 
which failed becomes increasingly more difficult as many individual components, transistors p2, circuits are utilized which contain increasing numbers 30 13, 14 which are sensitive to radiation. Ionizing radia- 
of components, and in any case the determination of the tion can produce ions in a region which is supposed to exact point of highest radiation sensitivity is difficult. be an insulator, to to conduct. Al- 
nite location of radiation sensitivity in a circuit, even in 
a circuit of large size, wodd facilitate the production of 35 damaged by high radiation levels, transistors are nor- 
more radiation resistent integrated circuits. 
5 
that An method which permitted the more defi- though many regions of an integrated circuit can be 
mally the most radiation sensitive portions, and the 
radiation can have such effects as reducing the gain of 
the transistor or creating high leakage currents. The 
invention, a method is provided for analyzing the radia- 40 Progressively increasing amounts of irradiation, and 
tion sensitivity of integrated circuits, which facilitates criteria can be established at which the transistor is 
the ‘4pinpohting99 of the most sensitive regions of the considered unacceptably damaged, such as where this 
circuit. This is accomplished by the use of a narrow results in the circuit Performance degrading So that 
radiation beam of sufficient intensity and duration that it there is a high possibility of malfunction of a system 
is expected to cause failure of at least some of the corn- 45 utilizing the circuit. An approach that h a  been utilized 
ponents of an integrated circuit that has not been fully in the Past, has involved the application of a Predeter- 
radiation hardened. The beam is applied to small re- mined dosage Of radiation to the entire circuit, and then 
gions of the circuit such as individual transistors, and the testing of the circuit SO as to judge the degradation 
the chcuit is tested for functioning, to determine of different portions thereof, so as to determine the 
whether that particular irradiated transistor can with- 50 circuit portions most radiation sensitive. This enabled 
stand the radiation level. If a transistor functions satis- redesign of the circuit Or the Process for manufacture 
factoily after inadiation, then other transistors are thereof, SO as to reduce the radiation sensitivity of that 
irradiated in succession and the circuit tested, until a circuit portion. However, even with advanced circuit 
transistor is fomd which fails. Then, a fresh identical analysis, it is often difficult to determine the particular 
circuit may be tested, by utilizing an even narrower 55 component which gives rise to degradation of a circuit 
radiation beam, which is applied to different areas of the function, particularly in the case of large integrated 
transistor which corresponds to the one which failed in circuits which may contain many thousands of transis- 
the first circuit. The very narrow beam is applied to tors. 
potentially sensitive portions of the transistor, such as In accordance with the present invention, the circuit 
the base-emitter junction or base-collector junction, to 60 10 is analyzed for radiation sensitivity, by the use of a 
determine the particular portions of the sensitive tran- narrow beam 16 of radiation, which is applied to a par- 
sistor or other component, which resulted in the com- ticular limited region of the circuit, such as a single 
ponent failure. Knowledge as to the particular portion transistor 12. The beam 16 is applied for a predeter- 
of a particular transistor which gives rise to radiation mined time, which results in the application of a preset 
sensitivity of the integrated circuit, enables the more 65 amount of radiation to the component. The preset 
effective concentration of efforts to harden the circuit. amount of radiation is of a high leve! such as 106rad (Si) 
The novel features of the invention are set forth with which can be expected to damage at least some of the 
particularity in the appended claims. The invention will transistors of a radiation unhardened circuit. After the 
SUMMARY OF THE INVENTION 
In accordance with one embodiment of the present damage to a transistor is typically progressive with 
3 
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application of the radiation, the circuit is tested to deter- sistors thereof, and the particular portions of the sensi- 
mine whether the operational section of the circuit tive transistors. 
containing the component 12 is malfunctioning. For In the testing of a transistor IO9 the transistor device 
example, if the component 12 is a portion of an amplifier is preferably first decapped, so that radiation can be 
of the circuit, test signals may be applied and the circuit 5 applied directly to the functioning area of the transistor, 
output measured, &as to measure the degree of amplifi- 
cation, distortion, power input to the amplification 
stage, and the like that indicate the functioning of the 
amplifier operational section of the circuit which con- 
tains the tested component. There will normally be 
some degradation of performance of the circuit result- 
ing from the application of high radiation levels, but if 
the circuit portion still operates within predetermined 
limits that are judged to be satisfactory, then the radia- 
tion testing method can proceed by irradiating other 
components such as transistor 14 of the circuit, fol- 
lowed by retesting. 
If a component such as transistor 12 is found to have 
been too severely damaged by the predetermined radia- 
&d so that the-layont of the transistor can bc obsei-ved. 
During the application of a radiation beam, normd bias 
voltages are applied. This is because the bias conditions 
have a great effect on the amount of damage dsne by 
0 radiation. For example, the bias voltages c ~ n  tend to 
drive secondary ioas created by the radiation so as to 
prevent the secondary ions from leaving an insnlatoi 
portion, and thereby cause the faetei breakdown of the 
insulator portion. Radiation encountered in the use of 
5 an integrated circuit, such as on a space vehicle passing 
through a radiation belt, can be expected to occur dur- 
ing operation of the circuit mdei  bias conditions, and 
therefore the use of bias conditions provides a mor2 
realistic appraisal of the radiation sensitivity of the cir- 
. tion dose, as by measurements showing that the circuit 20 cuit. 
portion containing that transistor operates unsatisfac- In the application of radiation to different circuit 
torily, then the testing method can proceed in another components, it is pieferably to first judge the probable 
direction. The testing can now proceed to locate the order of sensitivity of the different components, and to 
particular portion of the transistor 12 which gave rise to irradiate the least sensitive components first; so that 
the failure. This is accomplished by substituting another 25 most of the circuit testing can be accomplished before a 
integrated circuit substantially identical to the circuit breakdown occurs which requires the replacement of 
10, so that the test can proceed on a transistor 12’ in the the circuit with another similar one. When irradiating 
new integrated circuit which corresponds to the transis- one component of a bahnced circuit, such as G R ~  tran- 
tor 12 of the damaged circuit. FIG. 2 shows a standard sistor of a push-pull amplifier pair, it i s  preferable to 
NPN type transistor which is to be tested for radiation 30 irradiate the two transistors of the balanced pair in 
sensitivity. sequence. This causes about the sane amount of degra- 
In testing the transistor 12 of a new circuit, a more dation in both of the balanced components, so that the 
narrow beam of controlled dimensions is applied to circuit will function more simi!aily to what would 
selected portions of the transistor. The transistor 12’ occur under conditions when the entire circuit was 
includes a base labelled E, an emitter E, a collector C, 35 irradiated at the same time. 
and an isolation barrier surrounding the collector, all as FIG. 3 illustrates a test setup utilized in integrated 
shown in FIG. 2. The most radiation sensitive portions circuit radiation testing in accordance with the inven- 
of a transistor are usually the junction areas, such as tion. A Cambridge Model MRHP-A scanaing electron 
between the base and emitter, base and collector, or microscope (§EM) 30 was utilizab, which includes a 
collector and surrounding isolation region. The transis- 40 rastering feature whereby the electron beam scan can be 
tor can be tested by applying a beam 18 of predeter- limited both horizontally and vertically (the dimensions 
mined width w and length 1, so that the beam covers the w and 1 in FIG. 2) so that only a selected component or 
base-emitter junction area of the transistor. The beam 18 portion of one component can be irradiated. This $EM 
may be applied for a period to apply a predetermined also provides an electron beam spot mode that p e d &  
dosage such as 106 rad (Si). It may be noted that “rad” 45 a dot of irradiztion to be manually scanned over the area 
is an indication of the amount of radiation absorbed per of interest to pinpoint the exact area of maximum iadia- 
unit volume of an irradiated member, and the term tion effects. The integrated circuit 20 was placed on a 
“(Si)” refers to the absorption in the silicon material of test board 31 on the stage 3% of the SEM and prelhi- 
the transistor. After the application of the radiation, the nary set up and raster adjustxents were made at a low 
integrated circuit is tested to determine the operation of 50 beam level of 2 keV to minimize the radiation effects 
the portion containing the transistor 12. If the transistor prior to a timed exposure. Then the elnctron energy was 
does not fail, then subsequent tests may be made at other switched to 30 keV, w‘hich was chosen to ddilow pene- 
regions, as by a beam 20 applied to a portion of the tration through the metal and insuiath iayers of the 
base-collector junction. If no failure occurs there, an- integrated circuit (the cap was already removed). Nor- 
other beam 22 may be applied to the collector-isolation 55 mally, a voltage of at least P0,W volts must be applied 
area junction. A somewhat lower dosage level than 106 to an electron beam to cause penetration of the thick- 
rad may be initially applied to each of the junction ness of perhaps severd microns of an exposed irnte- 
areas, and if no failure occurs, slightly more radiation grated circuit to cause damage. In order to calibrate the 
may be added to the areas in sequence with testing after absorbed electron beam current at a fixed fmal apertuie 
each application of radiation. If failure occurs before all 60 setting, the electron beam was first distributed over the 
areas have been tested to a predetermined level such as entire area of a separate calibration chip axid the to~d 
106 rad, then a new circuit identical to 10 may be uti- current absorbed by the device was measured by &a&- 
lized, in further testing of the other junction areas of the ing all the terminals 34 (FIG. 2) of the calibiatiorn inte- 
sensitive transistor. In this way by the use of a limited grated circuit to ground through a microammeter 36 
number of integrated circuits all of the same type, the 65 (FIG. 3). During the irradiation of a single transistor or 
locations of greatest radiation sensitivity can be deter- other small area of the circuit to be tested, the saraz 
mined, not only as to the general regions of the circuit, beam current was confined to the small area by narrovj- 
but also as to the specific components such as the tran- ing the beam through use of a raster control an the 
4,172,228 
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SEM. The absorbed current was converted to a flux tance specification is 106 rad; that is, that the circuit be 
rate in rad (Si) per second with a suitable correction for able to function (even though at a somewhat degraded 
the 30 keV beam. The beam current was typically 12 pA level) when subjected to radiation of 108 evgs of ab- 
for radiation insensitive (hardened) devices and 6 pA sorbed radiation per gram of irradiated material. In the 
for unhardened devices. The typical exposure time was 5 present method, the narrow electron beam is applied for 
less than one minute, such as one half minute, for a total a sufficient time to each transistor, to apply a level of 
dose of 106 rad (Si). radiation such as 106 rad. It may be noted that CMOS 
FIGS. 4-6 illustrate important areas of three types of transistors utilized in memory arrays are much more 
transistors, and show the areas 40-46 thereof which radiation sensitive, being damaged by doses such as 103 
have been irradiated in tests to determine which junc- 10 to 104 rad, SO that lower doses can be utilized for such 
tions of the transistors are the most radiation sensitive. circuits. 
With the emitters Of the transistors Occupying a Central Although particular embodiments of the invention 
confined area, irradiation Of the junction Of the emitter have been described and illustrated herein, it is recog- 
with an adjacent base or collector is typically accom- nized that modifications and variations may readily 
plished by irradiating the entire emitter and a small area 15 occur to those skilled in the art, and consequently, it is 
around it which includes the junction. For the other intended that the claims be interpreted to such 
junction areas such as area 41 between the base and modifications and equivalents, 
collector of a transistor, only a portion of the junction me embodiments ofthe invention in which an exclu- 
normally needs to be irradiated, to provide an indication sive property or privilege is claimed are defined as 
of the junction sensitivity to radiation. 
blanking coil 52 and a deflection coil 54, a pair of con- includes a multiplicity of components, for high level densor lenses 56, 58, and a find lens 60 followed by a 
final aperture 62. This permits the application of a very beam of ionizing radiation sequen- narrow beam. A detector 64 detects the location of the 25 tially to each of different limited portions of said 
circuit, wherein each limited portion includes a beam on the integrated circuit 10, and the location is displayed on a screen display 66. A raster control 68 minority of the entire components of the circuit; moves the position of the beam and controls its horizon- operating said integrated circuit while testing for tal and vertical dimensions. In addition to the SEM, an 
electronic bias circuit 70 is provided to operate the 3o failure of operation of said integrated circuit, after 
circuit 10 under normal bias conditions, while a digital the application of a narrow beam to each limited 
circuit portion; voltmeter 72 and oscilloscope 74 permit monitoring of 
the operation of different portions of the circuit. upon detecting of failure of said circuit, utilizing a 
second integrated circuit of the same type as the The utilization of narrow beams to irradiate selected 
components, particularly transistors, of an integrated 35 first named integrated circuit, by 
circuit, and then selected junction areas of the transis- rower beam of ionizing radiation sucFessively to 
tor, has been found to enable rapid identification of the different local regions of the limited circuit portion 
areas of highest radiation sensitivity of circuits. Excel- of the second circuit which corresponds to the 
lent correlation has been established between the results circuit portion of the first named circuit which was 
of the narrow beam analysis of the present invention, 40 irradiated just Prior to the circuit failure, wherein 
and the results obtained when irradiating complete de- each of said local regions comprises a minority of 
vices and making detailed analysis to determine the 
components giving rise to the degradation in the circuit 
operation. Once the areas of higher sensitivity are deter- 
mined, particular attention can be devoted to the hard- 45 
ening of these areas against radiation sensitivity. For 
example, the oxide layer around a transistor can be 
passivated or applied at a different temperature, or a p  
plied under cleaner conditions, to reduce the radiation 
sensitivity. 50 
It may be noted that narrow electron beams have 
previously been utilized on integrated circuits, but nor- 
mally only low radiation levels have been applied (such 
as when low voltages under 10,OOO e.v. were applied 
even with considerable beam current) which would 55 
avoid damage to the circuit, rather than high levels to 
purposely cause such damage. Such low radiation has 
been applied for a variety of purposes, such as to enable 
detection of secondary electron emissions, or to apply a 
current through the beam that causes only a selected 60 
portion of the circuit to operate. The application of 
radiation levels of a Ievel high enough so that they are 
likely to cause damage to certain components of a cir- 
cuit, such as within an order of magnitude of the radia- 
tion level per unit area which would be expected to 65 
cause malfunction of a circuit when applied to the entire 
circuit, can here permit the analysis of a circuit for 
radiation sensitivity. A typical circuit radiation resis- 
2o follows: 
The SEM 30 a normal gun a 1. A method for analyzing an integrated circuit that 
radiation sensitivity, comprising: 
applying a 
a 
the circuit portion; and 
operating said second integrated circuit while testing 
for failure of operation of said circuit, after each of 
said steps of applying a narrower beam. 
2. The method described in claim 1, wherein: 
said circuit includes a plurality of transistors; 
said step of applying a narrow beam includes apply- 
ing a beam that covers the area occupied by sub- 
stantially an entire transistor of the integrated cir- 
cuit, wherein the transistor has a base, collector, 
and emitter; and 
said step of applying a narrower beam comprises 
applying a beam that covers at least a portion of the 
junction between the base and emitter but not the 
junction between the base and collector of the 
transistor. 
3. The method described in claim 1 wherein: 
said circuit includes a plurality of transistors; and 
said step of applying a narrow beam includes apply- 
ing a beam that covers the area occupied by sub- 
stantially an entire transistor of the integrated cir- 
cuit, wherein the transistor has a base, collector, 
and emitters; and 
said step of applying a narrower beam comprises 
applying a beam that covers at least a portion of the 
junction between the base and collector but not the 
junction between the base and emitter. 
8 
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4. A method for analyzing an integrated circuit that circuit, wherein each limited portion includes a 
includes a multiplicity of components, for high level minority of the entire components of the circuit; 
radiation sensitivity, comprising: and 
applying a narrow beam of ionizing radiation sequen- operating said integrated circuit while testing for 
tially to each of different limited portions of said 5 failure of operation of said integrated circuit, after 
circuit, wherein each limited portion includes a the application of a narrow beam to each limited 
minority of the entire components of the circuits; circuit portion; 
and said step of applying a narrow beam comprising ap- 
operating said integrated circuit while testing for plying said beam individually to different compo- 
failure of operation of said integrated circuit, after 10 nents of the Same operational section of the inte- 
the application of a narrow beam to each limited grated circuit, including applying said beam to the 
different components in the order of their expected circuit portion; 
radiation sensitivity beginning with the least radia- said step of applying a narrow beam includes apply- 
tion sensitive component, whereby when a compo- ing ionizing radiation in a dosage which is more than one-tenth the level which will damage the 15 nent fails it will be operating in a circuit section integrated circuit when the same dosage is applied wherein the other components thereof have been to all of the integrated circuit. degraded by radiation, to simulate operation under 5. A method for analyzing an integrated circuit that conditions wherein all portions of the integrated includes a multiplicity of components, for high level 
beam of ionizing radiation sequen- 7. A method for analyzing an integrated circuit which 
tially to each of different limited of said includes a multiplicity of transistors, for high level radi- 
minority of the entire components of the circuit; irradiating each of a plurality of individual active 
and 25 areas of said integrated circuit wherein each area 
operating said integrated circuit while testing for includes a single transistor, with ionizing radiation 
failure of operation of said integrated circuit, after of an intensity of at least IO5 rad; 
the application of a narrow beam to each limited Operating at least the portion Of said circuit which 
circuit portion; and wherein contains the transistor being irradiated, under ap- 
said integrated circuit includes a balanced network 30 PrO-atelY mrmal Operating bias conditions; 
with matching components; and testing at least said circuit portion for failure of opera- 
said narrow beam is applied sequentially to said tion; and 
matching components, whereby to obtain a circuit after detection of the failure of a circuit portion of an 
degradation corresponding more closely to the integrated circuit, substituting a new integrated 
result of irradiating the entire circuit. circuit of substantially identical construction for 
6. A method for analyzing an integrated circuit that the first named circuit, and irradiating at least a 
includes a multiplicity of components, for high level portion of one junction of the transistor of the new 
radiation sensitivity, comprising: circuit which corresponds to the failed transistor of 
applying a narrow beam of ionizing radiation sequen- the first named circuit. 
. radiation sensitivity, comprising: 2o circuit are simultaneously subjected to radiation. 
applying a 
circuit, wherein each limited portion includes a ation sensitivity, comprising: 
35 
tially to each of different limited portions of said 40 I * * * *  
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